

1

2

3

4

Compal Confidential

A4WAS MB Schematic Document

LA-C611P


Rev: 1.0

2015.07.17

DAX

Part Number	Description
DAZ1DR00100 A4WAS_PCB_REV10	PCB A4WAS LA-C611P LS-C341P

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1.0
				Date: Friday, July 17, 2015	A4WAS M/B LA-C611P	
				Sheet 1 of 60		



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2014/11/10		2016/11/10		Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number			Rev	
A4WAS M/B LA-C611P				1.0	
Date: Tuesday, June 16, 2015		Sheet 2 of 60			

Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	V _{BI} D min	V _{BI} D typ	V _{BI} D max	EC AD3
0	0	0 V	0 V	0.300 V	0x00 - 0x0B
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x0C - 0x1C
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1D - 0x26
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x27 - 0x30
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3B
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3C - 0x46
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x47 - 0x54
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64

BOM Structure Table

BOM Option Table		BOM Option Table	
Item	BOM Structure	Item	BOM Structure
Unpop	@	dGPU	VGA@
Connector	CONN@	N16S-GT	SGT@
EMC requirement	EMC@	N16V-GM SKU	VGM@
EMC requirement depop	@EMC@	GPU CG6 / Non GC6	NGC6@ / GC6@
CODEC(ALC255)	255@	VRAM BOM Select	X76@/X7601@ ~
CODEC(ALC283)	283@		X7614@
SPI ROM 8M*2	8M_DUAL@	Single/Dual Rank	SR@/DR@
SPI ROM 8M*1	8M_SINGLE@		
UMA only	UMA@	Memory Door/ No Memory Door	MDY@/ MDN@
TPM	TPM@	DMIC*1	1DMIC@
For Intel CMC	CMC@	DMIC*2	2DMIC@
For ES Sampel Only	ES@	For Acer IOAC	IOAC@
Keyboard backlight	KB@	No Acer IOAC	NIOAC@
LPC MODE for EC	LPC@	CPU Code	PreES:QH7Y@
ESPI MODE for EC	ESPI@		ES:QHMF@, QHMG@
BA Serial	BA@		QS:QJFC@, QJ8N@, QJ8L@
EA Serial	HDD@		MP:SR2EU@, SR2EY@, SR2EZ@

I2C Address Table

BUS	Device	Address(7 bit)	Address(8bit)	
			Write	Read
I2C_0 (+3VS)	Reserved (Touch Panel)			
I2C_1 (+3VS)	TM-P2969-001 (TP)	0x2C		
	SB8787-1200 (TP-ELAN)	0x15		
SOC_SMBCLK +3VS	DIMM1	0xA0		
	DIMM2	0xA4		
	LIS3DHTR(G-Sensor)	0x30		
SOC_SML1CLK +3VS	N16S-GT (VGA)	0x9E		
	PCH-LP (SOC)	0x90		
	BQ24780 (Charger IC)	0x12		
EC_SMB_CK1 +3VLP	BATTERY PACK	0x16		

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF


BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

Voltage Rails

Power Plane	Description	S0	S3	S4/S5
+19V_VIN	Adapter power supply	N/A	N/A	N/A
+17.4V_BATT	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VCC_CORE	Processor IA Cores Power Rail	ON	OFF	OFF
+VCC_GT	Processor Graphics Power Rails	ON	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF
+0.675VS_VTT	DDR +0.675VS power rail for DDR terminator .	ON	OFF	OFF
+1.0VALW_PRIM	+1.0V Always power rail	ON	ON	ON*1
+1.0V_VCCSTU	Sustain voltage for processor in Standby modes	ON	ON	OFF
+VCCIO	CPU IO power rail	ON	OFF	OFF
+1.0VS_VCCSTG	+1.0VALW_PRIM Gated version of VCCST	ON	OFF	OFF
+1.35V_VDDQ	DDRIII/L +1.35V Power Rail	ON	ON	OFF
+1.8VALW_PRIM	+1.8V Always power rail	ON	ON	ON*1
+1.8VS	System +1.8V power rail	ON	OFF	OFF
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON*1
+3VS	System +3V power rail	ON	OFF	OFF
+5VALW	+5V Always power rail	ON	ON	ON
+5VS	System +5V power rail	ON	OFF	OFF
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.05VSDGPU	+1.05VS power rail for GPU	ON	OFF	OFF
+1.5VSDGPU	+1.5VS power rail for GPU	ON	OFF	OFF
+3VSDGPU_AON	+3VS power rail for GPU(AON rails)	ON	OFF	OFF
+3VSDGPU_MAIN	+3VS power rail for GPU GC62.0	ON	OFF	OFF
+VGA_CORE	Core power for discrete GPU	ON	OFF	OFF
Note : ON*1 means power plane is ON only when WOL enable and RTC wake at BIOS setting, otherwise it is OFF.				

PWR Sequence_SKL-U2+2_DDR3L_NON CS



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/11/10		Deciphered Date		2016/11/10		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Power Sequence					
						Size Custom		Document Number		Rev 1.0	
						A4WAS M/B LA-C611P					
						Date:		Thursday, July 16, 2015		Sheet 5 of 60	

#543016 PDG0.9 P.775

COMPENSATION PU FOR eDP


+VCCIO

RC1 1 2 EDP_COMP
24.9_0402_1%

CC52 @EMC@
1U_0402_16V7K
H_PECI

CC53 @EMC@
1U_0402_16V7K
H_PROCHOT#_R

Reserved for ESD 2014/9/17



The diagram shows the pin connections for the ACES_50506-01841-P01 component. The pins are numbered 1 through 20. The connections are as follows:

- Pins 1 and 2:** +3VALW
- Pins 3 and 4:** +3VALW_P1RM
- Pins 5 and 6:** JAPS1
- Pins 7 and 8:** Place to
- Pins 9 and 10:** PM_SLP_S3#
- Pins 11 and 12:** PM_SLP_S5#
- Pins 13 and 14:** PM_SLP_S4#
- Pins 15 and 16:** PM_SLP_A#
- Pins 17 and 18:** SOC_RTRCST#
- Pins 19 and 20:** PBTN_OUT#_R2
- Pins 21 and 22:** SYS_RESET#
- Pins 23 and 24:** PM_SLP_S0#
- Pins 25 and 26:** GND



The component is labeled ACES_50506-01841-P01 CONN@.

10,38 PBTN_OUT# ← RC53 2 1 0 0402 5% PBTN_OUT#_R2
38,39 ON/OFFBTN# ← RC54 2 1 0 0402 5%

WWW.AliSaler.Com

Security Classification		Compal Secret Data		Compal Electronics, Inc. SKL-U(1/12)DDI,MSIC,XDP,EDP	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	SKL-U(1/12)DDI,MSIC,XDP,EDP A4WAS M/BIA-C611P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title Size Cusum Date:	Document Number Rev 1.0 Sheet 6 of 60

Interleaved Memory




11.7.3 Intel HD Audio link capabilities

- Two SDI signals to support two external codecs.
- Drives variable frequency (6 MHz to 24 MHz) BCLK to support:
 - SDO double pumped up to 48 Mb/s
 - SDT's single pumped up to 24 Mb/s
- Provides cadence for 44.1 kHz-based sample rate output.
- Supports 1.5V, 1.8V and 3.3V modes.

Functional Strap Definitions

SPKR / GPP_B14 (Internal Pull Down):
(Sampled: Rising edge of PCH_PWROK)

TOP Swap Override
0 = Disable TOP Swap mode.----> AAX05 Use
1 = Enable TOP Swap Mode.






#543016 PDG0.9 P.321
Terminating Unused SDIO/SDXC Signals
SDIO signals are multiplexed with GPIOs and default to GPIO functionality (as input). If SDIO interface is not used, the signals can be used as GPIOs instead. If the GPIO functionality is also not used, the signals can be left as no-connect.


62.3.38 RCOMP Checklist

Table 62-48. RCOMP Checklist


Component	Value	✓
NOA_RCOMP	49.9 ohm +/- 1% pull down termination to GND	
FEIG_CCOMP	24.9ohm +/- 1% pull down termination to GND	
SD_RCOMP	200ohms termination to GND	
EMMC_RCOMP	200ohms termination to GND	
PCIE_RCOMP[R]	100 ohm +/- 1%. Differential between RCOMP[R]/RCOMP[N]	
USM2_COMP	113 Ohm +/- 1% differential termination to GND; DC resistance <0.5ohm.	
SD_RCOMP	200ohms termination to GND	
EMMC_RCOMP	200ohms termination to GND	
PCH_POPRCOMP	DC resistance <0.2ohm. 49.9 ohm termination resistor to GND.	
PCIE_RCOMP[R]	100 ohm +/- 1%. Differential between RCOMP[R]/RCOMP[N]	
CSI2_COMP	100 ohm +/- 1% termination resistor to GND; DC resistance <0.5ohm.	
USM2_COMP	113 Ohm +/- 1% differential termination to GND; DC resistance <0.5ohm.	










	GPIO67 DGPU_PRST#
DIS,Optimus	0
UMA	1



Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			Deciphered Date			Title		
2014/11/10			2016/11/10			SKL-U(5/12)CLK,GPIO		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size			Document Number		
						A4WAS M/B LA-C611P		
						Rev		
						1.0		
Date:			Tuesday, June 16, 2015			Sheet		
						10 of 60		



Date:	Tuesday, June 16, 2015	Sheet	11	of	60
-------	------------------------	-------	----	----	----



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	SKL-U(8/12)Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number A4WAS M/B LA-C611P
Date: Tuesday, June 16, 2015				Sheet 13	of 60

VCC 27A (U 15W Dual Core GT2)

+VCC CORE

UC1L SKL-U

+VCC CORE

+VCC CORE

VCCGT / VCCGTx(2+3e only) 40A(need confirm)

+VCC_GT

UC1M SKL-U

+VCC_GT

#544924 Skylake EDS P.125

7.2.1.8 VCCGT/OC Specifications

VCCGT is a fixed 27A output voltage of 1.2V. The processor can draw 18 to 27A (15W).

Power Fuses which can be used to limit the VCCGT output are shown below:

Table 7-1. VCCGT Voltage Levels

Time state	VCCGT	18W
1	1.2	0
2	1.2	0

VCCGT Voltage Levels (Support only)

Power state	Support only	VCCGT	18W
1	1.2	0	0
2	1.2	0	0

Notes: 1. Processor can support 18W output.

#544924 Skylake EDS P.125

VCCOPC 1V 2.8A

VCC_OPC_1P8 1.8V 50mA

VCCOPIO 0V,0.8V,1V 2.9A

For CPU2+3e SKU

T132 @

T133 @

T137 @

T139 @

VCCOPC_SENSE

VSSOPC_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

VCCOPIO_SENSE

VSSOPIO_SENSE

12 OF 20

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE

VSS_SENSE

VCC_SENSE


VSS_SENSE

VCC_SENSE

VSS_SENSE

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	SKL-U(11/12)GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number A4WAS M/B LA-C611P
				Date: Tuesday, June 16, 2015	Sheet 16 of 60

Figure 46-18.SK-L-U/Y Rail-to-Rail Sequencing Requirement for Non-Deep Sx Configured System





UC1P SKL-U Rev_0.5.3		UC1Q SKL-U Rev_0.5.3		UC1R SKL-U Rev_0.5.3	
GND 1 OF 3		GND 2 OF 3		GND 3 OF 3	
A5 VSS	AL65 VSS	AT63 VSS	BA49 VSS	F8 VSS	L18 VSS
A67 VSS	AL66 VSS	AT68 VSS	BA53 VSS	G10 VSS	L20 VSS
A70 VSS	AM13 VSS	AT71 VSS	BA57 VSS	G22 VSS	L22 VSS
AA2 VSS	AM21 VSS	AU10 VSS	BA6 G43 VSS	G43 VSS	L4 VSS
AA4 VSS	AM25 VSS	AU15 VSS	BA62 VSS	G45 VSS	L8 VSS
AA65 VSS	AM27 VSS	AU20 VSS	BA66 VSS	G48 VSS	N10 VSS
AA68 VSS	AM43 VSS	AU32 VSS	BA71 VSS	G5 VSS	N13 VSS
AB15 VSS	AM45 VSS	AU38 VSS	BB18 VSS	G52 VSS	N19 VSS
AB16 VSS	AM46 VSS	AV1 VSS	BB26 VSS	G55 VSS	N21 VSS
AB18 VSS	AM55 VSS	AV68 VSS	BB30 VSS	G58 VSS	N6 VSS
AB21 VSS	AM60 VSS	AV69 VSS	BB34 VSS	G6 VSS	N65 VSS
AB8 VSS	AM61 VSS	AV70 VSS	BB38 VSS	G60 VSS	N68 VSS
AD13 VSS	AM68 VSS	AV71 VSS	BB43 VSS	G63 VSS	P17 VSS
AD16 VSS	AM71 VSS	AW10 VSS	BB55 VSS	G66 VSS	P19 VSS
AD19 VSS	AM8 VSS	AW12 VSS	BB6 VSS	H15 VSS	P20 VSS
AD20 VSS	AN20 VSS	AW14 VSS	BB60 VSS	H18 VSS	P21 VSS
AD21 VSS	AN23 VSS	AW16 VSS	BB64 VSS	H71 VSS	R13 VSS
AD62 VSS	AN28 VSS	AW18 VSS	BB67 VSS	J11 VSS	R6 VSS
AD8 VSS	AN30 VSS	AW21 VSS	BB70 VSS	J13 VSS	T15 VSS
AE64 VSS	AN32 VSS	AW23 VSS	C1 VSS	J25 VSS	T17 VSS
AE65 VSS	AN33 VSS	AW26 VSS	C25 VSS	J28 VSS	T18 VSS
AE66 VSS	AN35 VSS	AW28 VSS	C5 VSS	J32 VSS	T2 VSS
AE67 VSS	AN37 VSS	AW30 VSS	D10 VSS	J35 VSS	T21 VSS
AE68 VSS	AN38 VSS	AW32 VSS	D11 VSS	J38 VSS	T4 VSS
AE69 VSS	AN40 VSS	AW34 VSS	D14 VSS	J42 VSS	U10 VSS
AF1 VSS	AN42 VSS	AW36 VSS	D18 VSS	J8 VSS	U63 VSS
AF10 VSS	AN58 VSS	AW38 VSS	D22 VSS	K16 VSS	U64 VSS
AF15 VSS	AN63 VSS	AW41 VSS	D25 VSS	K18 VSS	U66 VSS
AF17 VSS	AP10 VSS	AW43 VSS	D26 VSS	K22 VSS	U67 VSS
AF2 VSS	AP18 VSS	AW45 VSS	D30 VSS	K61 VSS	U69 VSS
AF4 VSS	AP20 VSS	AW47 VSS	D34 VSS	K63 VSS	U70 VSS
AF63 VSS	AP23 VSS	AW49 VSS	D39 VSS	K64 VSS	V16 VSS
AG16 VSS	AP28 VSS	AW51 VSS	D44 VSS	K65 VSS	V17 VSS
AG17 VSS	AP32 VSS	AW53 VSS	D45 VSS	K66 VSS	V18 VSS
AG18 VSS	AP35 VSS	AW55 VSS	D47 VSS	K67 VSS	W13 VSS
AG19 VSS	AP38 VSS	AW57 VSS	D48 VSS	K68 VSS	W6 VSS
AG20 VSS	AP42 VSS	AW6 VSS	D53 VSS	K70 VSS	W9 VSS
AG21 VSS	AP58 VSS	AW60 VSS	D58 VSS	K71 VSS	Y17 VSS
AG71 VSS	AP63 VSS	AW62 VSS	D6 VSS	L11 VSS	Y19 VSS
AH13 VSS	AP68 VSS	AW64 VSS	D62 VSS	L16 VSS	Y20 VSS
AH6 VSS	AP70 VSS	AW66 VSS	D66 VSS	L17 VSS	Y21 VSS
AH63 VSS	AR11 VSS	AW8 VSS	D69 VSS		
AH64 VSS	AR15 VSS	AY66 VSS	E11 VSS		
AH67 VSS	AR16 VSS	B10 VSS	E15 VSS		
AJ15 VSS	AR20 VSS	B14 VSS	E18 VSS		
AJ18 VSS	AR23 VSS	B18 VSS	E21 VSS		
AJ20 VSS	AR28 VSS	B22 VSS	E46 VSS		
AJ4 VSS	AR35 VSS	B30 VSS	E50 VSS		
AK11 VSS	AR42 VSS	B34 VSS	E53 VSS		
AK16 VSS	AR43 VSS	B39 VSS	E56 VSS		
AK18 VSS	AR45 VSS	B44 VSS	E6 VSS		
AK21 VSS	AR46 VSS	B48 VSS	E65 VSS		
AK22 VSS	AR48 VSS	B53 VSS	E71 VSS		
AK27 VSS	AR5 VSS	B58 VSS	F1 VSS		
AK63 VSS	AR50 VSS	B62 VSS	F13 VSS		
AK68 VSS	AR52 VSS	B66 VSS	F2 VSS		
AK69 VSS	AR53 VSS	B71 VSS	F22 VSS		
AK8 VSS	AR55 VSS	BA1 VSS	F23 VSS		
AL2 VSS	AR58 VSS	BA10 VSS	F27 VSS		
AL28 VSS	AR63 VSS	BA14 VSS	F28 VSS		
AL32 VSS	AR6 VSS	BA18 VSS	F32 VSS		
AL35 VSS	AT2 VSS	BA2 VSS	F33 VSS		
AL38 VSS	AT20 VSS	BA23 VSS	F35 VSS		
AL4 VSS	AT23 VSS	BA28 VSS	F37 VSS		
AL45 VSS	AT28 VSS	BA32 VSS	F38 VSS		
AL48 VSS	AT35 VSS	BA36 VSS	F4 VSS		
AL52 VSS	AT4 VSS	F68 VSS	F40 VSS		
AL55 VSS	AT42 VSS	BA45 VSS	F42 VSS		
AL59 VSS	AT56 VSS		F44 VSS		
AL64 VSS	AT58 VSS		BA41 VSS		

SKL-U_BGA1356

SKL-U_BGA1356


SKL-U_BGA1356




Place near to SO-DIMM connector.

Layout Note:
Place near JDIMM1



Note:
Check voltage tolerance of VREF_DQ at the DIMM socket



Layout Note:
Place near JDIMM1.203,204




Layout Note:
Place near JDIMM1.199




CAD NOTE
PLACE THE CAP NEAR TO DIMM RESET PIN
2015MOW02, Can't install Cap on DRAMRST

Interleaved Memory

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/11/10				Title			
				Deciphered Date				DDR3L DIMMA			
				2016/11/10				A4WAS M/B LA-C611P			
								Rev 1.0			
								Date: Tuesday, June 16, 2015			
								Sheet 18 of 60			



Place near to SO-DIMM connector.




```
CAD NOTE
PLACE THE CAP NEAR TO
DIMM RESET PIN
2015MOW02, Can't install Cap on DRAMRS
```

The top diagram shows the connection of capacitors CD32 through CD37 to the +1.35V_VDDQ supply. Each capacitor is connected to the supply rail through a 1 ohm resistor and has a ground connection.

The bottom diagram shows the connection of capacitors CD38 through CD45 to the +1.35V_VDDQ supply. Each capacitor is connected to the supply rail through a 1 ohm resistor and has a ground connection.

Layout Note:
Place near JDIMM2.199




Place near to SO-DIMM connector



Interleaved Memory

Security Classification	Compal Secret Data			Compal Electronics, Inc. DDR3L DIMMB		
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISIONAL OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	A4WAS M/B/LA-C611P	1.0
				Date:	Tuesday, June 16, 2015	Sheet 19 of 60

Note: NGC6 3VSDGPU_MAIN_EN is no function




GPIO	I/O	USAGE
GPIO0	I	GC6_FB_EN
GPIO1	O	MEM_VDD_CTL
GPIO2	O	LCD_BL_PWM
GPIO3	O	LCD_VCC
GPIO4	O	LCD_BL_EN
GPIO5	O	3V3_MAIN_EN
GPIO6	I	GPU_EVENT#
GPIO7	O	3D Vision
GPIO8	I	SYS_PEX_RST_MON#
GPIO9	I/O	ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	PWM_VID
GPIO12	I	PWR_LEVEL
GPIO13	O	PSI
GPIO14	I	HPD_A
GPIO15	I	HPD_C
GPIO16		RESERVED
GPIO17	I	HPD_D
GPIO18	I	HPD_E
GPIO19	I	HPD_F or HPD_B
GPIO20		Reserved
GPIO21	O	GPU_PEX_RST_HOLD#
GPIO22		
GPIO23		
GPIO24		






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	N16X PEG 1/9	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	A4WAS M/B LA-C611P	1.
				Date:	Tuesday, June 16, 2015	Sheet 20 of 60

VRAM Interface



NV 15x DG-06803-V03

GPU Package	Rail	Capacitor Type		Footprint	Population	Location
GB2B-64	FBx_PLL_AVDD and FB_DLL_AVDD Combined	0.1 µF	X7R	0402	2	Under GPU
		22 µF	X5R	0805	1	Near GPU
		Bead Type				
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU	



GPU Package Type	Capacitor Type	Footprint	Population	Location		
GB2B-64 DDR3	0.1 μ F	X7R	0402	2	2	Under GPU
	1 μ F	X7R	0603	2	2	Under GPU
	4.7 μ F	X6S	0603	2	2	Under GPU
	10 μ F	X5R	0805	1	1	Hear GPU
	22 μ F	X5R	0805	1	1	Hear GPU



GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64	1.0 μ F X6S	0402	1	Under GPU
	4.7 μ F X6S	0603	1	Near GPU
	10 μ F X5R	0805	1	Midway between GPU and Power Supply
	22 μ F X5R	0805	1	Midway between GPU and Power Supply

[illegible]

GPU Package	Rail	Capacitor Type		Footprint		Population	Location
GB2B-64	3V3_MAIN	0.1µF	X6S	0402	2	2	Under GPU
GB4B-128		1 µF	X5R	0603	1	1	Hear GPU
GB3-256		4.7 µF	X5R	0603	1	1	Hear GPU
GB2B-64	3V3_AOH	0.1µF	X6S	0402	1	1	Under GPU
GB4B-128		1 µF	X5R	0603	1	1	Hear GPU
GB3-256		4.7 µF	X5R	0603	1	1	Hear GPU

Capacitor Type		Footprint	Population	Location
0.1 μ F	X5R	0402	1	Near GPU
4.7 μ F	X5R	0603	2	Near GPU

Capacitor Type		Footprint	Population	Location
0.1 μ F	X6S	0402	1	Under GPU
1.0 μ F	X5R	0603	1	Near GPU
4.7 μ F	X5R	0805	1	Near GPU



NV 15x DG-06803-V03

GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64	4.7 μ F	X6S	0603	10	10
	1 μ F	X6S	0402	4	4
	47 μ F	X5R	0805	1	1
	22 μ F	X5R	0805	1	1
	4.7 μ F	X5R	0805	5	5
	330 μ F	POS	7343	1	1

DA-06840-V03

Table 6. EDP-Peak

Products	VRM Type	GPU Core	FB Total	1.05V Total
		(A)	(A)	(A)
N155-GM	DDR3/L	48.11	4.23	0.91
N155-GT	DDR3/L	60.07	4.26	0.91

DA-06925-V05

Table 6. EDP-Peak at $T_J = 102^\circ\text{C}$


Power Supply Rail	N15V-GM-5
(V)	(A)
GPU Core Max	51.50
FB Total	4.25
PEXVDD	2.29

DA07075-V01



Table 7. EDP-Peak at $T_J = 102^\circ\text{C}$

Power Supply Rail	N15V-GL
(V)	(A)
GPU Core Max	28.26
FB Total	4.07
PEXVDD	1.82

VRAM DDR3 chips




Lower Rank 1 TOP SIDE




Mode & Address	Rank0		Rank1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1*	
CMD2	CS0*			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS*	RAS*	RAS*	RAS*
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS*	CAS*	CAS*	CAS*
CMD16		ODT		ODT
CMD17			CS1*	
CMD18		CS0*		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE*	WE*
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE*	WE*	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2
Not Available				

Command Bit	Default Pull-down	
	ODTx	10k
CKEx		10k
RST		10k
CS*		No Termination





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	N16X Upper Rank1 7/9
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	A4WAS M/B LA-C611P
				Date:	Tuesday, June 16, 2015
				Sheet	26 of 60
				Rev	1.0

VRAM DDR3 chips







Upper Rank 0 BOT SIDE



Mode E Address	Rank0		Rank1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1*	
CMD2	CS0*			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS*	RAS*	RAS*	RAS*
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS*	CAS*	CAS*	CAS*
CMD16		ODT		
CMD17			CS1*	
CMD18		CS0*		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE*	WE*
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE*	WE*	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2
Not Available				



DDR3	Command Bit	Default Pull-down
	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination



VRAM DDR3 chips




Upper Rank 1 TOP SIDE





Mode E Address	Rank0		Rank1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1*	
CMD2	CS0*			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS*	RAS*	RAS*	RAS*
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS*	CAS*	CAS*	CAS*
CMD16		ODT		ODT
CMD17			CS1*	
CMD18		CS0*		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE*	WE*
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE*	WE*	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2
Not Available				

	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	N16X Lower Rank1 9/9
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer Number	Rev 1.0
				44WAS M/B LA-C611P	
				Date: Tuesday, June 16, 2015	Sheet 28 of 60







LCD POWER CIRCUIT



Place closed to JEDP1




LED PANEL Conn.




Touch Screen


I2C Touch Screen



Camera




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/11/10		Deciphered Date		2016/11/10		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						eDP Connector					
						Size Custom		Document Number		Rev 1.0	
						A4WAS M/B LA-C611P					
						Date: Tuesday, June 16, 2015					
						Sheet 29 of 60					



Address:(layout guide P.11)
Please reserve slave address of
0x64/0x65 and 0x68/0x69 for RTD2168' s use


		POL_SDA	
POL_SCL	0	X	EP
	1	*ROM	EEPROM

ROM: Internal ROM
EP: Programmed external EC
EEPROM: External ROM




LDO_EN:
*1: Internal 1.2V
0: External 1.2V

WWW.AliSaler.Com






LAN-RTL8411B




```

From EC
High active.
EN threshold voltage min:1.2V
typ:1.6V max:2.0V
Current limit threshold 1.5~2.8A
+3V_LAN Rising time must >0.5ms and <100ms


```




	Protect contact		Card contact
	Write protect (Lock)	Write Enable (Unlock)	
Card Uninsert	Open	Open	Open
Card insert	Open	Close	Close



LAN Connector





Card Reader Connector




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/11/10		Deciphered Date		2016/11/10		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						LAN RJ45/CR SD Connector					
						Size		Document Number		Rev	
						Custom		A4WAS M/B LA-C611P		1.0	
						Date:				Tuesday, June 16, 2015	
										Sheet 34 of 60	

Wireless LAN



NGFF WL+BT (KEY E)

74	2.0V	GND	75
72	3.3V	RESERVED/REFCLKN1	73
70	UM_Power_SRC(GPIO)/PEWake1#	RESERVED/REFCLKP1	71
68	UM_Power_SRC/CLKREQ1#	GND	69
66	UM_SWP/PERST1#	Reserved/PERn1	67
64	RESERVED	Reserved/PERp1	65
62	RESERVED	GND	63
60	ALERT# (IO/3.3)	Reserved/PERnL	61
58	DC CLK (IO/3.3)	Reserved/PERpL	59
56	DC DATA (IO/3.3)	GND	57
54	W_DISABLE#1 (IO/3.3V)	PEWake0# (IO/3.3V)	55
52	Reserved_W_DISABLE#2 (IO/3.3V)	CLKREQ0# (IO/3.3V)	53
50	PERST0# (IO/3.3V)	GND	51
48	SUSCLK(32KHz) (IO/3.3V)	GND	49
46	CODE#1 (IO/3.3V)	REFCLKN0	47
44	CODE#2 (IO/3.3V)	REFCLKP0	45
42	CODE#3 (IO/3.3V)	GND	43
40	CODE#4 (IO/3.3V)	PERn0	41
38	VENDOR DEFINED	PERp0	39
36	VENDOR DEFINED	GND	37
34	VENDOR DEFINED	PERn0	35
32	VENDOR DEFINED	PERp0	33
30	VENDOR DEFINED	GND	31
28	VENDOR DEFINED	GND	29
26	VENDOR DEFINED	GND	27
24	VENDOR DEFINED	GND	25
22	VENDOR DEFINED	GND	23
20	VENDOR DEFINED	GND	21
18	VENDOR DEFINED	GND	19
16	VENDOR DEFINED	GND	17
14	VENDOR DEFINED	GND	15
12	VENDOR DEFINED	GND	13
10	VENDOR DEFINED	GND	11
8	VENDOR DEFINED	GND	9
6	VENDOR DEFINED	GND	7
4	VENDOR DEFINED	GND	5
2	VENDOR DEFINED	GND	3




3.4-8.4-3.1.7.1. UART Wakeup

The UART power management protocol supports the following 4-wire and 5-wire interfaces:


- ☐ **RDN-UART_RXD** (Input): Receive Data
- ☐ **RTN-UART_TXD** (Output): Transmit Data
- ☐ **UART_RTS** (Input): Request to Send (Host Flow Control)
- ☐ **UART_CTS** (Output): Clear to Send (Device Flow Control)
- ☐ **Host Wake-Up/UART Wake#** (Output): Host wake-up line is optional in case the host support in-band wake-up

Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			Deciphered Date			Title		
2014/11/10			2016/11/10			M.2 Key E (WLAN)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date			Tuesday, June 16, 2015		
						Sheet 35 of 60		


SATA HDD Conn.










SATA ODD Conn.











SATA HDD Conn.





WWW.AliSaler.Com

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/11/10		Deciphered Date		2016/11/10		Title		EC ENE KB9022	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		2014/11/10		Deciphered Date		2016/11/10		Size		Document Number	
2014/11/10		Deciphered Date		2016/11/10		2016/11/10		Cust		A4WAS M/B LA-C611P	
Date		Friday, July 17, 2015		Sheet		38		of		60	





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	KB & TP & TPM Connector & LED
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Size	Rev
		A4WAS M/B LA-C611P		Customer	1.0
		Date: Monday, June 22, 2015		Sheet	39 of 60





FAN1 Conn

Screw Hole



G-Sensor reserved for BA serial

Reset Circuit






Debug SW

Reset But t on


BI SW

BI SW




Security Classification				Compal Secret Data				Title			
Issued Date				2014/11/10				2016/11/10			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								FAN & Screw Hole & G-Sensor			
Date:				Thursday, July 16, 2015				Sheet 41 of 60			


DC & VGA Interface




For Power ON/Off Sequence





+3VS to +3VSDGPU_AON for GPU




+3VS to +3VSDGPU_MAIN for GC6-2.0



3VSDGPU_MAIN_EN From GPU




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	A4WAS M/B LA-C611P
				Date:	Tuesday, June 16, 2015
				Sheet	42 of 60
				Rev	1.0




2011/10/13
for EN9012 application, delete the 51_ON# circuit

2011/10/12
delete the pre-CHG circuit





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR DCIN / Pre-charge	
				Size	
				Document Number	
				A4WAS M/B LA-C611P	
				Rev	
				1.0	
				Date: Tuesday, June 16, 2015	
				Sheet 43 of 60	

2013/07/23
change PC5 and PC6 function field from 37.1 to 47.1




2013/06/07
Add for ENE9022 Battery Voltage drop detection.
Connect to ENE9022 pin64 AD1.




2014/09/25 update

For KB9022 sense 20mΩ	Active	Recovery
45W PR206 10K ohm SD034100280	58.5W, 0.61V	45W, 0.47V
65W PR206 19.1K ohm SD034191280	84.5W, 0.61V	65W, 0.47V

PH1 under CPU botten side :
CPU thermal protection at 89 +3 degree C
Recovery at 56 +3 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custor	Rev
				A4WAS M/B LA-C611P	1.0
Date: Monday, June 22, 2015				Sheet	44 of 60




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	BQ24780
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	A4WAS M/BLA-C611P
				Rev	1.0
				Date:	Tuesday, June 16, 2015
				Sheet	45 of 60

Module model information

TPS51225C_V1.mdd

EN1 and EN2 don't floating

Check pull up resistor of SPOK at HW side



Security Classification	Compal Secret Data		Title	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Compal Electronics, Inc. PWR-3.3VALWP/5VALWP A4WAS M/B LA-C611P				Date: Tuesday, June 16, 2015
Sheet 46 of 60				


RT8207M_V1.mdd	For Single layer
RT8207M_V2.mdd	For Dual layer

Security Classification		Compal Secret Data		Compal Electronics, Inc. RT8207P	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				A4WAS M/B/LA-C611P Date: Tuesday, June 16, 2015 Sheet 47 of 60	

Module model information

SYX196D_V3.mdd

EN pin don't floating
If have pull down resistor at HW side, pls delete PR702




Function Field :
VCCEDPIO : IC-35.21 , others - 35.22
VCCEDRAM : IC-35.25 , others - 35.26

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	VCCP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	A4WAS M/B LA-C611P
				Date	Tuesday, July 14, 2015
				Sheet	48 of 60
				Rev	1.0

Module model information

SY8032_V2.mdd



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SY8032
Size	Document Number	Rev		1.0
C	A4WAS M/B LA-C611P	Date: Tuesday, July 14, 2015		Sheet 49 of 60

(Common Part)
SGA00009500

1uF_0201
改1uF_0201 SE000000U200
SE000000UC00.

543016 543016_SKL_PDG_UY_1_0.pub
Total VCORE Output Capacitor:
2014/09/23
22uF_0603_33PCS
1uF_0201_35PCS
UNPOP
0603_3PCS 0201_3PCS
330uF_R9_2PCS

+VCC_CORE

+VCC_GT




+VCC_SA


20140703
23E: D2*2 22uF_0603*29 1uF_0201*12
22: D2*1 22uF_0603*26 1uF_0201*12

20140923
D2*1 22uF_0603*38 1uF_0201*14
unpop: 22uF_0603*10 1uF_0201*6


20150504
D2*1 22uF_0603*32 1uF_0201*14
unpop: 22uF_0603*16 1uF_0201*6

20140703
22uF_0603*12 1uF_0201*7







```
Module model information
SY8032_V2.mdd
```



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	SY8032	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					A4WAS M/B/LA-C611P	1.0
				Date:	Tuesday, June 16, 2015	Sheet


PSI :	
1 phase with DEM	0V to 0.8V
1 phase with CCM	1.2V to 1.8V
2 phase with CCM	2.4V to 5.5V
EN High Threshold	= 1.6V



PWM-VID Spec and component Values




PWM-VID Spec		Config B	Config C	Config D
Vmin		0.6V	0.65V	0.9V
Vmax		1.2V	1.15V	1.15V
Vboot		0.9V	0.9V	1.028V
Voltage step		6.25mV	25mV	12.5mV
N of Voltage level		96	20	20
Rrefadj	PR	20K	39K	27K
Rref1	PR	20K	30K	7.5K
Rboot	PR	2K	3K	0
Rref2=PR1209 +PR1212	PR	18K	24K	6.2K
	PR	0	3K	1.74K
C	PC	2.7nf	1.8nf	5.6nf

N16S-GT
N16V-GM



Remove GPU OTP circuit for HW request

Security Classification		Compal Secret Data		Compal Electronics, Inc. NVIDIA VGA CORE	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT UNLESS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date: Monday, June 22, 2015 Sheet 55 of 60	



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	SMBUS Routing Table	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1.0
				Date: Tuesday, June 16, 2015	A4WAS M/B LA-C611P	
				Sheet 56 of 60		

Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
01	Design Change.	change to the latest 2015 for MOSFET application.	01	45	change PQ305 to MDV1528 & PQ306 MDV1527		EVT
02	Design Change.	change to the latest 2015 for MOSFET application.	01	47	change PQ503 to MDV1528		EVT
03	Design Change.	change to the latest 2015 for MOSFET application.	01	51	change PQ9002 & PQ9005 to MDU1516		EVT
04	Design Change.	change to the latest 2015 for MOSFET application.	01	51	change PQ9001, PQ9003, PQ9007 & PQ9009 to MDV1511		EVT
05	Design Change.	change to the latest 2015 for MOSFET application.	01	57	change PQ1201 & PQ1203 to MDU1516		EVT
06	Design Change.	change to the latest 2015 for MOSFET application.	01	57	change PQ1202 & PQ1204 to MDU1511		EVT
07	power off pulse issue when S0 → S5.	+0.675VS have a pulse when S0→S5 as attached.	01	47	change Pu501 8207P to 8207M		EVT
08	power off pulse issue when S0 → S5.	8207M output cap is use 330uF poscap	01	47	Delete PC510~PC515 22u*6		EVT
09	power off pulse issue when S0 → S5.	8207M output cap is use 330uF poscap	01	47	Add PC510 330u*1		EVT
10	power off pulse issue when S0 → S5.	8207M frequency is different with 8207P	02	47	change PR507 to 887k ohm		DVT
11	Design Change.	Tune +1.5VSDGPUP enable time	02	53	change PR1002 to 40.2k ohm		DVT
12	Stop use Anpec LDO	Anpec LDO is EOL	02	49	change Pu702 to G971		DVT
13	DFB request	pin is too small, avoid open solder	02	44	Change PJP201 SP021210250 (ACES_50458-00801-001_8P-T) to SP020017H00 (CVILU_CI9908M2HRO-NH_8P)		DVT
14	Tune CPU transient	Tune CPU transient	02	50	Change PR808 to 24.9k ohm PR822 to 24.9k ohm PR846 to 2.4k ohm PR867 to 2.4k ohm PR842 to 36.5k ohm PR836 to 69.8k ohm PR859 to 10k ohm		DVT
15	Design Change.		02	45	Change PC315 0.1u to 2200p		DVT
16	Design Change.	change 1V output from 1.011V to 1.02V	02	48	Change PR608 13.7k to 14k ohm		DVT
17	Tune CPU transient	Tune CPU transient	02	50	Change PR846 to 2.43k ohm PR867 to 2.43k ohm PR836 to 71.5k ohm		DVT
18	Design Change	Change to common part	02	53	Change PL9002, PL9003, PL1001 & PL1201 to common part (HCB2012KF-121T50_0805)		DVT
19	thermal request	change PH1 from 92degree to 89degree	02	44	Change PR204 from 16.9k ohm to 18.7k ohm		

Security Classification	Compal Secret Data			Title Compal Electronics, Inc.		
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Size Document Number A4WAS M/B LA-C611P		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0		
Date: Tuesday, June 16, 2015				Sheet 57 of 60		

Item	Page	Title	Date	Issue Description	Solution Description	Phase	Rev.
1	11	CPU	1/9	NA	Reserved RC189(0 ohm) for DGPU_AC_DETECT	DVT	0.2
2	38	EC	1/9	Reserved protect circuit when adaptor 107% happen, requirer from Acer	Change net from VCOUT1_PROCHOT# to VCOUT1_PROCHOT Change U4901.117 from SEN_DET# to SW_PROCHOT# Reserved Q2010A/B for SW_PROCHOT# and DGPU_AC_DETECT Add R4960 for SW_PROCHOT# and VCOUT1_PROCHOT Rename R4938.2 to SW_PROCHOT#	DVT	0.2
3	38	EC	1/9	Remove unuse part	Delete R4905, R619, R4958	DVT	0.2
4	10	CPU	1/12	SYS_RESET# Pull-up to ALWAYS power rails	Change RPC11.6 to +3VALW_PRIM	DVT	0.2
5	11	CPU	1/12	Reserved PD for G_INT#	Reserved RC117 for G_INT#	DVT	0.2
6	11	CPU	1/12	NA	Move RC212 to Page06 and add note for EC_SCI#	DVT	0.2
7	11	CPU	1/12	Separate RPC18 for easy PU	Change RPC18 to RC126, RC127 (1K) and RC128, RC129 (2.2K)	DVT	0.2
8	17	CPU	1/12	Reserved for Cannonlake-U (2014MOW52)	Connect UC1.U11/U12 to +1.8VALW_PRIM and reserved CC79 for UC1.U11/U12	DVT	0.2
9	18, 19	Memory	1/12	Change CIS Symbol and Footprint	Change CD16,CD46 PN to SGA00009S00	DVT	0.2
10	29, 37	USB	1/12	Change CIS Symbol and Footprint	Change L24,L25,L26,L28,L29,L30, L27 CIS Symbol to SM070003Y00	DVT	0.2
11	33	LAN	1/12	Reserved path for +3V_LAN	Reserved R214 0_0850 for +3V_LAN	DVT	0.2
12	35	WLAN	1/12	Disconnect SUSCK to M.2 connector to avoid leakage current	R426 change to 0_0402 @	DVT	0.2
13	37, 38	USB	1/12	Control USB Charger behavior when disabel USB charger funct i on	Change R854.1 from SUSP# to USB_CB and U4901.70 from OPMODE to USB_CB	DVT	0.2
14	38	EC	1/12	Board ID change to DVT	Change R4903 from 0_0402_5% to 12K_0402_5%	DVT	0.2
15	38	EC	1/12	Remove unuse part	Delete R4957, R4959	DVT	0.2
16	39	LED	1/12	LED light adjust	Change R3 to 560 ohm and change R6 to 430 ohm Change R2633.2 to +3VLP	DVT	0.2
17	39	LID	1/12	Change Hall Sensor IC	Change U3 to SA00008K800 (ANPEC)	DVT	0.2
18	39	PTP	1/12	Add level shift for PTP I2C interface	Add Q2012A/B, R2641, R2642, R2639, R2640 Change RC128,RC129 PU to +3VALW_PGPPC	DVT	0.2
19	41	Others	1/12	Follow DFX requirerment	Change H17 from 3P2 to 3P3	DVT	0.2
20	42	Sequence	1/12	For power off sequence	Add R1000, R1002, Q2013, Q2014, Q2016 for tCPU17, tCPU18, tCPU28, tPLT15	DVT	0.2
21	06	Debug	1/15	Reserved for power on select	Reserved RC53, RC54 for JAPS1.11	DVT	0.2
22	36	HDD	1/15	Pin def i rit on modfy	JHDD2.10 connect to GND	DVT	0.2
23	39	Others	1/15	Pin def i rit on modfy	JLID1.2 change to LID_SW#, JLID1.3 NC	DVT	0.2
24	08	SPI	1/20	Remove/Un-Pop unuse part	Del RC203 and change un-pop RPC6	DVT	0.2
25	09, 40	DMIC	1/20	Reserved DMIC path from SOC	Reserved R481, R482 for PCH_DMIC_CLK/DATA from UC1.H5/D7 Add R483, R484 0_0402 for Audio DMIC	DVT	0.2
26	22	NV	1/20	Update HYNIX C die straps table	Update HYNIX C die straps table	DVT	0.2
27	30	Others	1/20	Remove unuse part	Del R377, R378, R376	DVT	0.2
28	35	WLAN	1/20	Separate M.2 pin32 and 46 for Intel WLAN 3165	JNGFF1.32 change to NC (for Intel 3165)	DVT	0.2
29	38	Sequence	1/20	For power down sequence	Add D27 for EC_VCCST_PG_R	DVT	0.2
30	39	LED	1/20	Update CIS Symbol and Footprint	Update LED1, LED2 CIS Symbol	DVT	0.2
31	40	Audio	1/20	Update BOM Structure	Change R2135, R2151 to EMC@	DVT	0.2
32	40	Audio	1/20	Adjust MONO_IN input voltage	Change R2140 to 27K and R2138 to 27K(@)	DVT	0.2
33	41	Others	1/20	Change reset signal	Mount R2631 and un-mount R2632	DVT	0.2
34		Others	1/20	Change 0 ohm to R-Short	0_0603 to R-Short: R2075, R81, RC176, RC209 0_0402 to R-Short: R2131, RC172, R472, R927, R2552, R4953, R4956, RC178, RC197, R427,R428	DVT	0.2
35	20	NV	1/28	Remove unuse part	Del D2002, R2055	DVT	0.2
36	30	HDMI	1/28	Remove unuse part	DEL ZZZ1 (HDMI ROYALTY)	DVT	0.2
37	30	HDMI	1/28	Change U52 main source (HDMI power switch)	U52 change to SA00004ZA00	DVT	0.2
38	38	EC	1/28	Un-use part change to @	R4943 change to @	DVT	0.2
40	06	CMC	2/4	Change XDP to CMC	Change JXDP1 CIS symbol to CMC CIS Symbol(JPCMC1) Del RPC3, RC22, RC25, RC20, RC14, CC120, CC121, RPC4 Rerouting RPC2, RPC4, RPC15, RC23, RC151 Add RC17, RC55, RC56 Change RC37 to @ Change XDP@ to CMC@	DVT	0.2
41	08	LPC	2/4	Change 0 ohm to R-Short	Change RPC8 to RC144~ RC147 0 ohm R-short	DVT	0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	PIR-HW1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	A4WAS M/B LA-C611P	1.0
				Date:	Tuesday, June 16, 2015	Sheet 58 of 60

Item	Page	Title	Date	Issue Description	Solution Description	Phase	Rev.
42	10		2/4	Remove unuse part	Del RC108	DVT	0.2
43	10	SOC	2/4	Add T164/T165 for CLK_CPU_ITP/CLK_CPU_ITP#	Add T164/T165 for CLK_CPU_ITP/CLK_CPU_ITP#	DVT	0.2
44	10	SOC	2/4	Change Material of AND gate	Change UC3 to SA00000H00	DVT	0.2
45	12	SOC	2/4	Follow PCH EDS1.2 add PD resistor when un-use USB	Add RC130, RC131 for USB2_ID and USB2_VBUSSENSE	DVT	0.2
46	10	SOC	2/5	Reserved PD resistor (2014MOW48)	Reserved RC136 for Cannonlake-U	DVT	0.2
47	13	SOC	2/5	Reserved path for VCCIO	Reserved U4902, C977	DVT	0.2
48	06	SOC	2/9	Reserved path for TP_INT#	Reserved RC137	DVT	0.2
49	17	SOC	2/9	Reserved power source for U11/U12	Add RC57 for UC1.U11/U12	DVT	0.2
50	19	DIMM	2/9	Remove un-use part	Del CD46	DVT	0.2
51	29,37	USB Chock	2/9	Swap net because update CIS Symbol	SWAP net of L24,L25,L26,L28,L29,L30,L27	DVT	0.2
52	10	Crystal	2/11	Update 32.768KHz Crystal to 9pF	Change YC2 PN to SJ10000L000	DVT	0.2
53	41	D-Cover	2/25	Reserved SW5 for memory door on D-Cover	Reserved SW5(@)	DVT	0.2
54	14	PCH	2/26	Reserved for Intel PDG1.2 Table52-9	Reserved CC123, CC124,CC125	DVT	0.2
55	40	DMIC	3/2	Follow PDG1.2 Table28-3	R481,R482 change to 33 ohm	DVT	0.2
56	08	SPI	3/3	2015MOW06 no need PULK on SPI_IO2/IO3	Un-Mount RC47	DVT	0.2
57	08	Crystal	3/3	Modify for 9pF Crystall	Change CC15,CC16 to 8.2pF	DVT	0.2
58	18,19	Memory	3/3	Mount decoupling capacitor	Mount and change CD1, CD17, CD28, CD47 to 0.1U_0402	DVT	0.2
59	35	SUSCLK	3/3	Del SUSCLK and reserved TP(Regruie from Acer)	Del R426, C85 and add T3806	DVT	0.2
60	39	Others	3/3	Un-mount un-use part	Un-mount SW3	DVT	0.2
61	08	SMBUS	3/3	Add level shift for SOC_SMBCLK/SOC_SMBDATA	change RC202, RC49, RC50, RPC7 PU to +3VALW_PRIM add Q2017, RC220, RC221, RC222, RC223 change net name from SOC_SMBCLK/SOC_SMBDATA to SOC_SMBCLK_1/SOC_SMBDATA_1 change RPC7 PU to 2.2K	DVT	0.2
62	08	Others	4/1	Delete reserved component	Del RPC8, RC45, RPC6	PVT	0.3
63	08	SMBUS	4/1	Add BOM Structure for SPI ROM	Change RPC5 and RC52 to 15 ohm with 8M_SINGLE@ Add RPC5 and RC52 33 ohm with 8M_DUAL@ Add reserved component UC2 with 8M_DUAL@	PVT	0.3
64	08	SMBUS	4/1	Delete EC SPI path	Del RPC6	PVT	0.3
65	08	SPI	4/1	MOW36 QS sample no need to PD	Change RC51 to ES@	PVT	0.3
66	13,39,41	Others	4/1	Change 0 ohm to R-Short	0_0402 to R-Short: R2631, R2634, RC168, RC186	PVT	0.3
67	37	Others	4/1	SMT require delete un-use 0 ohm to avoid USB chock solder issue	Del R458, R461, R465, R466	PVT	0.3
68	38	LID	4/1	For 2nd source hall sensor soultion	Mount R618	PVT	0.3
69	30,31	Others	4/1	PD for HPD signal	Add R380 PD100K, Mount R2530	PVT	0.3
70	38	Others	4/1	Board ID Change for PVT	change R4903 to 15K	PVT	0.3
71	42	Others	4/8	Add discharge circuit for +1.05VSDGPU	Mount Q2008, R574, R1001	PVT	0.3
72	30,37,40	Others	4/14	Change 0 ohm to R-Short	0_0402 to R-Short: R368,R369, R370, R371, R372,R373, R374, R375 R473, R474, R475, R476, R477, R478, R479, R480 0_0603 to R-Short: R2135, R2151	PVT	0.3
73	37,38	Others	4/16	Change U77 pin4 control by EC GPIO	link U77.4 to U4901.119 Un-mount R857	PVT	0.3
74	12	CPU	4/17	Follow MOW10, USB2_ID/USB2_VBUSSENSE connect to GND	Change RC130, RC131 to 0 ohm	PVT	0.3
75	40	Audio	4/17	Beep Sound Path from EC	Change R2138, R2140 to 22K and mount R2138	PVT	0.3
76	06	CPU	4/22	Add test point for CATERR#	Add T166	PVT	0.3
77	06	Others	4/22	Cancel JAPS1 Mask to avoide soldering issue	change JAPS1 footprint to ACES_50506-01841-P01_18P-NPM	PVT	0.3
78	22, 25	GPU	4/30	Add Samsung E-Die VRAM Information	Add X76629BOL13/X76629BOL14	PVT	0.3
79	03, 07	CPU	4/30	Add QS sample CPU for BOM Selection	Add UC1 with QJFC@/QJ8N@/QJ8L@	PVT	0.3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	PIR-HW2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	A4WAS M/B LA-C611P
Date: Tuesday, June 16, 2015				Sheet	59 of 60

Item	Page	Title	Date	Issue Description	Solution Description	Phase	Rev.
80	42	Others	5/14	BOM Error	Change R574, R1001, Q2008 to VGA@	Pre-MP	1.0
81	38	Others	5/28	For abnormal shutdown	Mount D26	Pre-MP	1.0
82	38	Others	5/28	Board ID change to Rev1.0	Change R4903 to 20K_0402_1%	Pre-MP	1.0
83	01	Others	6/17	Update PCB Rev10 PN	Update PCB PN to DAZ1DR00100	Pre-MP	1.0
84	39	Others	6/22	Cancel the MASK of JLID1	Change JLID1 to ACES_50506-01041-P01_10P-NPM	Pre-MP	1.0
85	38	Others	7/14	Add C4917 for EC_RST#	Add C4917	Pre-MP	1.0
86	39	Others	7/14	Add S spec number for i3/i5/i7 CPU	add SR2EU@/SR2EY@/SR2EZ@ for UC1 MP number	Pre-MP	1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/10/30	Deciphered Date	2014/05/24	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR-HW		
				Size Document Number		
				Z5WAH M/B LA-B161P		
Date: Friday, July 17, 2015				Sheet	60	of 60